Abstract---
INTRODUCTION
ULTILEVEL inverter has become more famous over previous years in high power electric applications without the usage of a transformer and filters [1] . Multilevel inverters can be categorized into three topologies, they are, diode-clamped, flying-capacitor and cascaded H-bridge cell. The idea of cascaded multilevel inverter is based on linking Hbridge inverters in series to attain an output of sinusoidal voltage. The output voltage is the sum of the voltage that is produced by each cell. As the number of levels gets increases, the synthesized output waveform has several steps which generate a staircase wave that approaches a preferred waveform [2] . The inverter source voltage generate an output voltage or a current among certain levels either 0 or ±Vdc is called as two-level inverter. Along with that, cascaded Hbridge multilevel inverters have been received an immense attention because of their qualities such as minimum number of components, reliability and modularity. In the point of view, attaining a sinusoidal output voltage wave, multilevel inverters may well increase the number of output voltage levels. Though, it will require more components resulted in complication and cost increase. To reduce these Generally, there is neutral-point-clamped (NPC) inverter, the flying capacitor (FC) inverter, and the cascaded H-bridge (CHB) inverter, are the three converters which are presented is named as conventional multilevel converters. The three-level diode clamped approach is proposed by Nabae et al. This approach needs special modulation techniques to control the intrinsic fluctuations in voltages across the series connected capacitors and the resultant distortion in the output voltage. While this topological approach is scalable, the balancing of the capacitor voltages becomes complex at higher number of voltage levels. Furthermore, a considerable increase in the number of clamping diodes make this topology very intricate and less resourceful at higher number of voltage levels.
As the multilevel converter is broadly applied in the industries because the demand to operate switching, power converters in high power application has the growth constantly. The capacity of multilevel converters to operate at high voltages of the AC waveforms has low distortion, high quality and high efficiency. However, the multilevel converter [3] topology has improved efficiency by using various controls to attain high efficiency and increase to save energy. In this paper, the topology proposed is nine-level cascaded multilevel H bridge inverter for three phase induction motor. A nine level cascaded multilevel H bridge inverter to reduce the Total Harmonic Distortion (THD) [4] of the inverter output voltages for three-phase induction motor drive are presented.
II. GENERALIZED H-BRIDGE CASCADED TOPOLOGY
The fundamental H-Bridge cascaded topology is shown in the figure 1and the respective operational waveforms is shown in figure 2. For attaining a three level output a basic H-Bridge topology needs one DC source all along with four MOSFET switches and one balancing capacitors. In turn to get consequent levels necessitate a same set of topology as shown in figure 1 which increases the number of components required which in turn make design complexity and increases the cost and number of components used [5, 6] .It is also to be establish that the maximum output voltage cannot go beyond the sum of voltage of individual sources which becomes the most important setback of this topology. 3 shows a circuit arrangement of a cascaded H-bridge multilevel inverter using trinary dc input source. It views like a conventional cascaded H-bridge multilevel inverter apart from input dc sources. By using Vdc and 3Vdc, it can synthesize nine output levels; -4Vdc, -3Vdc, -2Vdc, -Vdc, 0, Vdc, 2Vdc, 3Vdc, 4Vdc. Fig. 4 shows a fundamental design to generate output voltage levels. The lower inverter generates an elementary output voltage with three levels and then the upper inverter adds or subtracts one level from the fundamental wave to synthesize stepped waves. At this point, the final output voltage level becomes the sum of each terminal voltage of H-bridge [7, 8] . To maintain zero level, Sx2 and Sx4 are turned on, whereas Sy2 and Sy4 are turned off. At theta 1, Sx1 and Sx4 are turned on to produce Vdc, and the lower inverter maintains zero level by turning on of Sy2 and Sy4. At theta 2, Sx2 and Sx3 are switched on to produce -Vdc. At the same time, Sy1 and Sy4 are turned on to generate 3Vdc, then, vout becomes 2 Vdc. At theta 3, the upper inverter produces zero level by turning on of Sx2 and Sx4. To synthesize 3Vdc, Sy1 and Sy4 are turned on. At theta 4, Sx1 and Sx4 are turned on to make a Vdc level, and Sy1 and Sy4 are turned on to produce 3Vdc. Hence, vout becomes 4Vdc. We can synthesize negative voltage levels by referring to Fig. 4 Though it is close to a sinusoidal wave, it has lower order harmonics. So it needs more H-bridge modules or output filter to obtain high quality output voltages. Advantage of the proposed multilevel inverter scheme is the elimination of transformer in the main power stage. However, each cell of the proposed multilevel inverter requires its own isolated power supply. The provision of these isolated supplies is the main limitation in the power electronic circuit design. So the proposed multilevel inverter is suitable for photovoltaic power generating systems equipped with distributed power sources [9, 10] .
IV. SIMULATION AND EXPERIMENTAL RESULTS
The experiment is conducted in MATLAB. The simulation of the proposed multilevel inverter was implemented by using MATLAB. The simulation circuit of the proposed inverter is designed using eight MOSFET switches for producing nine levels is shown in figure 5 . The gate pulse of the circuit is generated by PWM technique. The pulse is generated using comparison between constant DC voltage and power supply. The comparison is done using operational amplifiers. For the initial pulse a DC voltage of smaller amplitude is given and sensible amplitude is given for the second pulse. Similarly, to increase the amplitude of the system, pulse width is to be reduced. The PWM technique is used to attain a fine harmonic spectrum. The supply is given through three separate DC sources. The Motor load is used for the simulation purpose. The simulation results show that the circuit the proposed approach functions properly. The output waveform contains nine levels in which four levels in the positive side and four levels in the negative side and a zero level. Thus the proposed multilevel inverter for nine levels is successfully simulated. The output voltage of nine level inverter performance of the proposed modified cascaded multilevel inverter for induction motor drive is verified through the simulation results. Input voltages for each succeeding voltage source are alike. The simulation diagram of three phase modified cascaded multilevel inverter for induction motor drive. From that multilevel inverter nine levels can be simply attain by producing the sequence of switching pulses. The output voltage waveform of three phase line to ground and line to line voltages of the proposed inverter is derived for induction motor. The speed and torque cures are derived for induction motor to predict the performance of the proposed system is shown in the figure 7 and 8. From the speed and torque curves, it is noted that the targeted speed is achieved early as same like the torque value is also achieved. Therefore the proposed multilevel inverter can be used for variable speed drive application, which can be obtained by varying the frequency of multilevel inverter. In this paper, proposed a cascaded H-bridge multilevel inverter for three phase induction motor drive which makes use of trinary dc sources to achieve a large number of output voltage levels with minimum number of switching devices. The proposed inverter can produce high quality output voltage close to sinusoidal waves. The circuit arrangement is troublefree and easy to control. The operational principle and key waveforms are illustrated and analyzed. Valuable and presentable merits of the proposed approach are summarized as (1) Economical circuit configuration to produce multilevel outputs by means of trinary input sources, (2) Easy to increase of the output voltage levels and output power owing to modularity characteristic.
